

CLAIMS**In the Claims**

1. A method of performing block decoding on a received block of symbols
2 previously coded column-wise with an (N, K) linear block code and row-wise with an
error detection code, comprising:

4 identifying a codeword corresponding to a column of the received block where
an undetected symbol error is located;
6 determining a location of the undetected symbol error in the codeword;
marking a row of the received block containing the undetected symbol error as
8 an erased row; and
performing block decoding for the received block with the marked erased row.

2. The method of claim 1, further comprising:
deriving an estimate of an un-erased systematic row of the received block;
comparing the un-erased systematic row against its estimate; and
4 identifying a location of an unmatched symbol between the un-erased systematic
row and its estimate, and wherein the codeword is identified as corresponding to the
6 column containing the unmatched symbol.

3. The method of claim 2, wherein the estimate of the un-erased systematic
2 row is derived by
marking the un-erased systematic row as an erased row;
4 forming a reduced received block comprised of K un-erased rows of the received
block; and
6 multiplying an inverse generator matrix for the K un-erased rows with the
reduced received block.

4. The method of claim 1, wherein the location of the undetected symbol
2 error in the codeword is determined by performing error location on the codeword based
on a particular block decoding scheme.

5. The method of claim 1, wherein the performing block decoding includes

- 2 forming a reduced received block comprised of K un-erased rows of the received block;
- 4 forming a reduced generator matrix comprised of K rows of a generator matrix corresponding to the K un-erased rows;
- 6 inverting the reduced generator matrix; and
- multiplying the inverted generator matrix with the reduced received block.

6. The method of claim 1, further comprising:

- 2 marking each row of the received block as either an erased row or an un-erased row until at least (K+1) un-erased rows are found.

7. The method of claim 6, wherein each row is marked as an erased row or

- 2 an un-erased row based on a result of a cyclic redundancy check (CRC) test.

8. The method of claim 1, further comprising:

- 2 determining the number of erased rows in the received block.

9. The method of claim 8, further comprising:

- 2 performing erasure-only correction block decoding if the number of erased rows is equal to (D-2) or (D-1).

10. The method of claim 8, further comprising:

- 2 performing erasure-and-error correction block decoding if the number of erased rows is less than or equal to (D-3).

11. The method of claim 10, further comprising:

- 2 determining the number of erased systematic rows in the received block; and
- 4 performing erasure-and-error correction block decoding if the number of erased systematic rows is less than or equal to (K-1).

12. The method of claim 8, further comprising:

- 2 declaring an error if the number of erased rows exceeds (D-1).

13. The method of claim 1, wherein the (N, K) linear block code is a Reed-Solomon code.

14. A method of performing block decoding on a received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code, comprising:

4 marking each row of the received block as either an erased or an un-erased row until at least (K+1) un-erased rows are found;

6 deriving an estimate of an un-erased systematic row of the received block; comparing the un-erased systematic row against its estimate;

8 identifying an unmatched symbol between the un-erased systematic row and its estimate;

10 identifying a codeword corresponding to a column of the received block containing the unmatched symbol;

12 determining a location of a symbol error in the codeword based on a particular block decoding scheme;

14 marking a row of the received block containing the symbol error as an erased row; and

16 performing block decoding for the received block with the marked erased row.

15. A computer program product for performing block decoding on a received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code, comprising:

4 code for identifying a codeword corresponding to a column of the received block where an undetected symbol error is located;

6 code for determining a location of the undetected symbol error in the codeword;

8 code for marking a row of the received block containing the undetected symbol error as an erased row;

10 code for performing block decoding for the received block with the marked erased row; and

a computer-readable medium for storing the codes.

16. The computer program product of claim 15, further comprising:

2 code for deriving an estimate of an un-erased systematic row of the received
block;

4 code for comparing the un-erased systematic row against its estimate; and

code for identifying a location of an unmatched symbol between the un-erased
6 systematic row and its estimate, and wherein the codeword with the undetected symbol
error is identified as corresponding to the column containing the unmatched symbol.

17. The computer program product of claim 16, wherein the code for
2 deriving the estimate of the un-erased systematic row includes:

code for marking the un-erased systematic row as an erased row;

4 code for forming a reduced received block comprised of K un-erased rows of the
received block; and

6 code for multiplying an inverse generator matrix for the K un-erased rows with
the reduced received block.

18. The computer program product of claim 15, wherein the code for
2 performing block decoding includes:

code for forming a reduced received block comprised of K un-erased rows of the
4 received block;

code for forming a reduced generator matrix comprised of K rows of a generator
6 matrix corresponding to the K un-erased rows;

8 code for inverting the reduced generator matrix; and

code for multiplying the inverted generator matrix with the reduced received
block.

19. A memory communicatively coupled to a digital signal processing
2 device (DSPD) capable of interpreting digital information to:

identify a codeword corresponding to a column of the received block where an
4 undetected symbol error is located;

determine a location of the undetected symbol error in the codeword;

6 mark a row of the received block containing the undetected symbol error as an
erased row; and

8 perform block decoding for the received block with the marked erased row.

20. A digital signal processor comprising comprising: a first unit operative
2 to receive a block of symbols previously coded column-wise with an (N, K) linear block
code and row-wise with an error detection code and to mark each row of the received
4 block as either an erased row or an un-erased row until at least (K+1) un-erased rows
are found; and
6 a second unit operative to identify a codeword corresponding to a column of the
received block where an undetected symbol error is located, determine the location of
8 the undetected symbol error in the codeword, mark a row of the received block
containing the undetected symbol error as an erased row, and perform block decoding
10 for the received block with the marked erased row.

21. The digital signal processor of claim 20, wherein the second unit is
2 further operative to derive an estimate of an un-erased systematic row of the received
block, compare the un-erased systematic row against its estimate, and identify a location
4 of an unmatched symbol between the un-erased systematic row and its estimate, and
wherein the codeword with the undetected symbol error is identified as corresponding to
6 the column containing the unmatched symbol.

22. The digital signal processor of claim 20, wherein the second unit is
2 further operative to mark the un-erased systematic row as an erased row, form a reduced
received block comprised of K un-erased rows of the received block, and multiply an
4 inverse generator matrix for the K un-erased rows with the reduced received block.

23. The digital signal processor of claim 20, wherein the second unit is
2 further operative to form a reduced received block comprised of K un-erased rows of
the received block, form a reduced generator matrix comprised of K rows of a generator
4 matrix corresponding to the K un-erased rows, invert the reduced generator matrix, and
multiply the inverted generator matrix with the reduced received block.

24. A decoder comprising:
2 a first decoder operative to receive a block of symbols previously coded column-
wise with an (N, K) linear block code and row-wise with an error detection code and to
4 mark each row of the received block as either an erased row or an un-erased row until at
least (K+1) un-erased rows are found; and

6 a second decoder operative to identify a codeword corresponding to a column of
the received block where an undetected symbol error is located, determine the location
8 of the undetected symbol error in the codeword, mark a row of the received block
containing the undetected symbol error as an erased row, and perform block decoding
10 for the received block with the marked erased row.

25. The decoder of claim 24, wherein the first decoder is operative to mark
2 each row as an erased row or an un-erased row based on a result of a cyclic redundancy
check (CRC) test.

26. The decoder of claim 24, wherein the (N, K) linear block code is a Reed-
2 Solomon code.

27. A decoding apparatus comprising:

2 means for marking each row of a received block, previously coded column-wise
with an (N, K) linear block code and row-wise with an error detection code, as either an
4 erased row or an un-erased row until at least (K+1) un-erased rows are found;

6 means for identifying a codeword corresponding to a column of the received
block where an undetected symbol error is located;

8 means for determining a location of the undetected symbol error in the
codeword;

10 means for marking a row of the received block containing the undetected symbol
error as an erased row; and

12 means for performing block decoding for the received block with the marked
erased row.

28. The decoding apparatus of claim 27, further comprising:

2 means for deriving an estimate of an un-erased systematic row of the received
block;

4 means for comparing the un-erased systematic row against its estimate; and

6 means for identifying a location of an unmatched symbol between the un-erased
systematic row and its estimate, and wherein the codeword with the undetected symbol
error is identified as corresponding to the column containing the unmatched symbol.

29. The decoding apparatus of claim 28, wherein the means for performing
2 block decoding includes:

means for marking the un-erased systematic row as an erased row;

4 means for forming a reduced received block comprised of K un-erased rows of
the received block; and

6 means for multiplying an inverse generator matrix for the K un-erased rows with
the reduced received block

30. The decoding apparatus of claim 27, wherein the means for performing
2 block decoding includes:

means for forming a reduced received block comprised of K un-erased rows of
4 the received block;

6 means for forming a reduced generator matrix comprised of K rows of a
generator matrix corresponding to the K un-erased rows;

8 means for inverting the reduced generator matrix; and

means for multiplying the inverted generator matrix with the reduced received
block.

31. A receiver unit in a wireless communication system, comprising:

2 a receiver operative to process a received signal to provide data samples;

4 a demodulator operative to process the data samples to provide a received block
of symbols;

6 a first decoder operative to mark each row of the received block as either an
erased row or an un-erased row; and

8 a second decoder operative to identify a codeword corresponding to a column of
the received block where an undetected symbol error is located, determine the location
10 of the undetected symbol error in the codeword, mark a row of the received block
containing the undetected symbol error as an erased row, and perform block decoding
for the received block with the marked erased row.

32. The receiver unit of claim 31, further comprising:

2 a third decoder operative to receive and decode demodulated data from the
demodulator in accordance with a particular convolutional decoding scheme to provide
4 the received block of symbols.